Computer Organization & Architecture Quiz


Play this quiz that will help you to excel in Computer Organization & Architecture certification exams, placements etc. This Computer Organization & Architecture quiz consist of 10 questions that you need to solve in 10 minutes. We’ve specially designed this quiz so that you can quickly acquaint to the pattern of questions you can be asked in placement drives, certification exams etc. This Computer Organization & Architecture test enables you to assess your knowledge of Computer Architecture.

Computer Architecture

Bestseller by Coursera

In this course, you will learn to design the computer architecture of complex modern microprocessors.

50+ Hours
Paid

Take the Free Practice Test



Computer Architecture MCQ Questions

Practice Computer Architecture MCQ Questions, which will help you to understand computer organization and architecture easily and will help you to prepare for placements, interviews and other competitive exams.

Computer Organization & Architecture Quiz

Try Free Computer Organization & Architecture Quiz, to start a quiz you need to login first, after login you will get start quiz button and then by clicking on that you can start quiz. You will get 10 Minutes to answer all questions.

Computer Organization & Architecture Quiz

1. The interrupts that are caused by software instructions are called ______________.

Exception interrupts
Normal Interrupt
hardware interrupt.
None of the above

2. Which bus is used to connect the monitor to the CPU?

Single Bus
SCSI Bus
Multiple Bus
Rambus

3. Which of the following is not a Pipeline Conflicts?

Timing Variations
Branching
Load Balancing
Data Dependency

4. In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is ______

EA = 5+R1
EA = R1
EA = [R1]
EA = 5+[R1]

5. The general purpose registers are combined into a block called as ______

Register bank
Register Case
Register file
None of the above

6. Which of the following is correct refreshed rate for DRAM?

10~1000 ms
10~50 ms
10~100 ms
10~500 ms

7. The access time of the magnetic disk is?

High
Low
Depend of disk
None of the above

8. Which table handle stores the addresses of the interrupt handling sub-routines?

Interrupt-vector table
Vector table
Symbol link table
All of the above

9. The input devices use _______ to store the data received

Primary Memory
Secondary Memory
Buffer
External Memory

10. In how many categories memory/storage is classified?

2
3
4
5

Results