Computer Organization & Architecture Quiz


Play this quiz that will help you to excel in Computer Organization & Architecture certification exams, placements etc. This Computer Organization & Architecture quiz consist of 10 questions that you need to solve in 10 minutes. We’ve specially designed this quiz so that you can quickly acquaint to the pattern of questions you can be asked in placement drives, certification exams etc. This Computer Organization & Architecture test enables you to assess your knowledge of Computer Architecture.

Computer Architecture

Bestseller by Coursera

In this course, you will learn to design the computer architecture of complex modern microprocessors.

50+ Hours
Paid

Take the Free Practice Test



Computer Architecture MCQ Questions

Practice Computer Architecture MCQ Questions, which will help you to understand computer organization and architecture easily and will help you to prepare for placements, interviews and other competitive exams.

Computer Organization & Architecture Quiz

Try Free Computer Organization & Architecture Quiz, to start a quiz you need to login first, after login you will get start quiz button and then by clicking on that you can start quiz. You will get 10 Minutes to answer all questions.

Computer Organization & Architecture Quiz

1. The duplicate registers are used in situations of _________.

Banked switching
Extential switching
context switching
Internal switching

2. Master slave flip flop is also referred to as ?

Level triggered flip flop
Pulse triggered flip flop
Edge triggered flip flop
None of the above

3. The interrupts that are caused by software instructions are called ______________.

Exception interrupts
Normal Interrupt
hardware interrupt.
None of the above

4. Which of the following is true?

instructions are generally used to perform memory transfer operations.
The LDM instruction is used to load data into multiple locations.
The MLA instruction is used perform addition and multiplication together.
All of the above

5. Which Processors includes multi-clocks?

Complex Instruction Set Computer
Reduced Instruction Set Computer
ISA
ANNA

6. An offset is determined by adding any combination of ________ address elements

3
4
5
6

7. The next level of memory hierarchy after the L2 cache is _______

Secondary storage
Main memory
Register
TLB

8. Keyboard and Mouse Comes under?

Input peripherals
Output peripherals
Input-Output peripherals
None of the above

9. The offset used in the conditional branching is __________ bit.

8
16
24
32

10. ARM stands for _____________.

Advanced RISC Microprocessors
Advanced RISC Management
Advanced RISC Machines
Advanced RISC Main frame

Results